INTEGRAL SXEMALARDA ENERGIYA SAMARADORLIGI: CMOS TEXNOLOGIYASI, QUVVAT YO‘QOTISHLARI VA PAST QUVVATLI LOYIHALASH USULLARI

INTEGRAL SXEMALARDA ENERGIYA SAMARADORLIGI: CMOS TEXNOLOGIYASI, QUVVAT YO‘QOTISHLARI VA PAST QUVVATLI LOYIHALASH USULLARI

Authors

  • Uzakov Orif Hamroyevich Buxoro davlat universiteti “Muhandislik texnologiyalari va qayta tiklanuvchi energiya manbalari” kafedrasi dotsenti

Keywords:

integral sxema, CMOS, dinamik quvvat, sizib o‘tish toki, clock gating, power gating, DVFS, past quvvatli dizayn, energiya samaradorligi.×

Abstract

Maqolada integral sxemalarda energiya sarfining fizik manbalari va CMOS texnologiyasida past quvvatli loyihalash usullari tahlil qilinadi. Dinamik, qisqa tutashuv va sizib o‘tish quvvatlari, kuchlanish va takt chastotasining energiya sarfiga ta’siri, clock gating, power gating, dynamic voltage and frequency scaling, multi-threshold CMOS, operand isolation va quvvat domenlari kabi yondashuvlar tizimlashtirilgan. Zamonaviy mikrosxemalarda tranzistor miqyosi kichraygani sari statik sarf va issiqlik zichligi ortishi sababli energiya samaradorligini faqat tranzistor darajasida emas, arxitektura, sxema, fizik dizayn va qadoqlash darajalarida birgalikda optimallashtirish zarurligi asoslangan. Natijalar raqamli va aralash signalli integral sxemalarni energiya tejamkor loyihalash uchun amaliy mezonlar beradi.

References

Weste N.H.E., Harris D. CMOS VLSI Design: A Circuits and Systems Perspective. 4th ed. Addison-Wesley, 2011.

Rabaey J.M., Chandrakasan A., Nikolic B. Digital Integrated Circuits: A Design Perspective. 2nd ed. Prentice Hall, 2003.

Razavi B. Design of Analog CMOS Integrated Circuits. 2nd ed. McGraw-Hill, 2016.

Fath P., Moser M., Zachl G., Pretl H. Open-source design of integrated circuits. Elektrotechnik und Informationstechnik. 2024;141:76–87. DOI: 10.1007/s00502-023-01195-5.

Kim K. et al. UCIe Standard: Enhancing Die-to-Die Connectivity in Modern Packaging. IEEE Micro. 2025;45(1):26–34. DOI: 10.1109/MM.2025.3526048.

Horowitz M. Computing’s energy problem (and what we can do about it). IEEE ISSCC Digest of Technical Papers, 2014.

Chandrakasan A.P., Sheng S., Brodersen R.W. Low-power CMOS digital design. IEEE Journal of Solid-State Circuits. 1992;27(4):473–484.

Jain A. et al. A Review of Die-to-Die, Die-to-Substrate and Die-to-Wafer Heterogeneous Integration. IEEE Electron Devices Reviews. 2024;2:6–31. DOI: 10.1109/EDR.2024.3501214.

Downloads

Published

2026-10-01
Loading...